Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 FPGA
      Stratix IV(E和GX)
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
  
 CPLD
      MAX II
      MAX 3000A
      MAX 7000
  
 ASIC
      HardCopy III
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 下载
      器件管脚列表
      Gerber Files
      IBIS模型
   BSDL/BST
      PCB符号
  
 配置/编程
   配置
   编程
   编程工具
       Altera编程工具
       In-Circuit 测试器
       Boundary-Scan 工具
               Vendor Support
          第三方
          IEEE 1532
       Jam STAPL
  
 功耗
   功耗管理
      早期功耗估算器
      认证的电源解决方案
  
 I/O
      I/O规格
      特性
      热插拔
  
 PLL与时钟管理
      概要
      PLL基础
      在软件中使用PLL
      Jitter信息
      时钟网络
      术语
  
 封装和板级设计
      封装规格
      热阻
      布局/Socket
      制造
  
 质量与可靠性
      MSL 计算器
      认证
   环境
      PCN & Advisories
   报告
  
 失效分析
      概要
      失效分析能力
  

Using Boundary-Scan Tools to Program ISP-Capable Devices

Boundary -scan tools can be used to program and verify programmable logic devices (PLDs) that support in-system programmability (ISP) which utilizes the IEEE Standard 1149.1 controller. Using boundary-scan tools to program ISP-capable devices allows device programming to fit into the standard manufacturing flow, reducing time-to-market. Various boundary-scan tool manufacturers participated in the development of the IEEE 1532 standard, which will be supported by ASSET InterTech, Corelis, Göpel Electronic and JTAG Technologies.

The following boundary-scan tools vendors support Altera® ISP-based devices:

Related Links

  请填写反馈意见
  注册索取最新邮件通知