文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

FPGA       Stratix IV(E和GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLD       MAX II       MAX 3000A       MAX 7000     ASIC       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     下载       器件管脚列表       Gerber Files       IBIS模型    BSDL/BST       PCB符号     配置/编程    配置    编程    编程工具        Altera编程工具        In-Circuit 测试器        Boundary-Scan 工具           第三方           IEEE 1532        Jam STAPL     功耗    功耗管理       早期功耗估算器       认证的电源解决方案     I/O       I/O规格       特性       热插拔     PLL与时钟管理       概要       PLL基础       在软件中使用PLL       Jitter信息       时钟网络       术语     封装和板级设计       封装规格       热阻       布局/Socket       制造     质量与可靠性       MSL 计算器       认证    环境       PCN & Advisories    报告     失效分析       概要       失效分析能力

主页 > 支持 > 器件 > 编程工具 > IEEE 1532 打印此页 发送此页 IEEE 1532 Programming The IEEE 1532 in-system programmability (ISP) standard aims to simplify manufacturing support for ISP devices. The IEEE 1532 specification enables concurrent in-system programming of multiple devices minimizing production programming times. The standard builds on the 1149.1 JTAG boundary-scan architecture standard by addressing both silicon and software issues to create a simplified and homogeneous ISP environment. The standard specifies a common software platform for programming a variety of device types, including memory devices and programmable logic devices (PLDs). It enables common programming operation for all IEEE 1532-compliant devices on a system board. The IEEE 1532 standard is complementary to the JEDEC-approved Jam Standard Test and Programming Language (STAPL). The IEEE 1532 standard is a hardware standard that defines the actual ISP algorithm for each device, while Jam STAPL is a software standard that defines the file format that stores the programming information for the chain of devices. Related Documents AN 39: IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices JTAG & In-System Programmability chapter of the MAX II Handbook Related Links ISP & Jam STAPL Jam STAPL Vendor Support Boundary-Scan Tools Boundary-Scan Tools Vendor Support In-Circuit Testers In-Circuit Testers Vendor Support IEEE 1532 Compliant BSDL Files 给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。