Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

AHDL Examples

The following examples provide instructions for implementing functions using AHDL. For more information on AHDL, refer to MAX+PLUS II Help.

A Cycle-Shared Dual-Port RAM (csdpram)
A Cycle-Shared First-In First-Out (FIFO) Function (csfifo)
A Parameterized Counter (lpm_counter)
A Parameterized Multiplier (lpm_mult)
A Parameterized Multiplexer (lpm_mux)
A Parameterized RAM with Separate Input & Output Ports (lpm_ram_dq)
A Parameterized Tri-State Bus (lpm_bustri)
A Creating a Hierarchical Design
A Tri-State Buses Connected to a Bidirectional Bus
A Tri-State Buses Converted to a Multiplexer

How to Use AHDL Examples

AHDL examples are displayed in text format in your web browser. To use an AHDL example in your MAX+PLUS II project, you can "cut and paste" the text from your web browser into the MAX+PLUS II Text Editor. Make sure that the file name of the Text Design File (.tdf) corresponds to the subdesign name in the example. For instance, if the subdesign name is myram, you should save the file as myram.tdf.

  请填写反馈意见
  注册索取最新邮件通知