Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

2D Sharpening FIR Filter Design Example

This design example shows how to perform a two-dimensional finite impulse response (FIR) filtering operation on video stream data in DSP Builder. The model consists of an image stream source block, a 2D sharpening filtering block, and an image stream sink block. The image stream source block reads the input binary file and feeds the data stream to the 2D FIR filtering block. The image stream sink block writes the filtered data stream to an output binary file. The package also includes the utility to convert an avi video file format to and from a binary file format.

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Files in the zip download include:

  • example_fir_2d.mdl - DSP Builder design file 
  • fir_filter_2d.vhd - Wrapper file to generate the Altera® 2D FIR intellectual property (IP) core
  • avi-is-avi.exe - DOS executable to convert an avi file to and from a binary file.

Figure 1 shows the top-level diagram of the 2D FIR design example in DSP Builder.

Figure 1. 2D Sharpening FIR Filter Design Example

Figure 1. 2D Sharpening FIR Filter Design Example
View Full Size

Table 1 lists the ports and gives a description for each.

Table 1. 2D FIR Port Listing
Port Name Type Description
din_data[7:0] Input Data input bus
din_valid Input Data valid signal that indicates the validity of the input data signals
dout_ready Input Data output ready signal
reset Input Reset signal
din_ready Output Data input ready signal
dout_data[7:0] Output Data output bus
dout_valid Output Data valid signal that indicates the validity of the output data signals

Related Links

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见