Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

18-Tap Complex Finite Impulse Reponse FIR Filter

This design example describes an 18-tap complex finite impulse response (FIR) filter in DSP Builder. The design uses the canonical representation for complex multiplication requiring three multipliers, three adders, and two subtractors per complex multiplier. The multipliers are implemented using dedicated DSP Blocks.

Data & Coefficient
D = Dr + j*Di
C = Cr + j*Ci

Result
R = D*C = Rr + j*Ri

Conventional Representation
Rr = Dr*Cr – Di*Ci
Ri = Dr*Ci + Di*Cr

Canonical Representation
Rr = Dr*Cr – Di*Ci {same as conventional representation}
Rr = Dr*Cr – Di*Ci + (Dr*Ci - Di*Cr) - (Dr*Ci - Di*Cr)
Rr = (Dr*Cr – Dr*Ci + Di*Cr - Di*Ci) + (Dr*Ci - Di*Cr)
Rr = ((Dr + Di)*(Cr - Ci)) + (Dr*Ci - Di*Cr)
Ri = Dr*Ci + Di*Cr {same as conventional representation}

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Files in the .zip download include:

  • complex_fir.mdl—DSP Builder design file implementing complex FIR filter with 18 taps (complex coefficients)
  • init.m—MATLAB script to initialize the sampling time, simulation time and coefficient values

Figure 1 shows the top-level diagram of the complex FIR filter design example in DSP Builder.

Figure 1. Complex FIR Filter Top-Level Diagram

Figure 1. Complex FIR Filter Top-Level Diagram
View Full Size

Table 1 lists the ports and gives a description for each.

Table 1. Complex FIR Filter Port Listing
Port Name Type Description
DataIn_I[17:0], DataIn_Q[7:0] Input 18-bit real and imaginary data input
Result_I[17:0], Result_Q[17:0] Output 18-bit real and imaginary filter result output

Related Links

For more information on related features used in this design example in your project, go to:

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见