Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

DSP Builder: Half-Band Filter Using DSP Block & Time-Domain Multiplexing (TDM)

The design example describes an interpolation by two half-band filters with 79 taps (40 none-zero coefficients). Taking advantage of the symmetrical filter coefficients and the concept of time-domain multiplexing (TDM), the design requires only ten multipliers. The multipliers are implemented using DSP Blocks.

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Files in the zip download include:

  • HBF_DSPBlock.mdl—DSP Builder design file implementing the interpolating half-band filter
  • init.m—MATLAB script to initialize the sampling time, and simulation time and coefficients. The script also generates the stimuli: chirp and impulse.

Figure 1 shows the top-level diagram of the half-band filter design example in DSP Builder.

Figure 1. Half-Band Filter Top-Level Diagram

Figure 1. Half-Band Filter Top-Level Diagram
View Full Size

Table 1 lists the ports and gives a description for each.

Table 1. Half-Band Filter Port Listing
Port Name Type Description
input_data[17:0] Input 18-bit data inputs to complex multiplier unit
clken Input Clock enable
FirResult[37:0] Output 38-bit data output of filter

Related Links

For more information on related features used in this design example in your project, go to:

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见