Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

PLL & Clocking Design Examples

Altera offers users phase-locked loop (PLL) design examples for use in designs for Altera® devices using Quartus® II software. Table 1 below lists PLL design examples with links to view their descriptions and to download the examples.

Table 1. PLL Design Examples
Description Links to Download Designs
AN 367: Implementing PLL Reconfiguration in Stratix® II Devices (PDF) Example 1: altpll_reconfig Design With the Memory Initialization File (MIF)
Example 2: altpll_reconfig Design With Write Parameters
Example 3: altpll_reconfig Design for Phase Shift Stepping
AN 282: Implementing PLL Reconfiguration in Stratix & Stratix GX Devices (PDF) Example 1: Shift Register in Logic Elements (LEs)
Example 2: altpll_reconfig Design With the MIF
Example 3: altpll_reconfig Design
AN 313: Implementing Clock Switchover in Stratix & Stratix GX Devices (PDF) Clock Switchover Example Design
Using altlvds With the External PLL Option in Stratix II Devices Design Example for Using altlvds With the External PLL Option in Stratix II Devices 
Using altlvds With the External PLL Option in Stratix III Devices Design Example for Using altlvds With the External PLL Option in Stratix III Devices


Find HardCopy II Technical Information

Solve Technical Issues with On-Line Troubleshooters

  请填写反馈意见
  注册索取最新邮件通知