文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品       MAX/MAX II       Stratix/Stratix GX       Nios II     功能       算法       存储器       总线及I/O       逻辑       接口与外设       DSP       通信       PLL & Clocking     设计输入方法       Quartus II软件工程       Tcl       VHDL       Verilog HDL       C Code 范例       DSP Builder       TimeQuest    片内调试     仿真工具       Mentor Graphics ModelSim       Cadence NCsim       Synopsys VCS     旧范例       图形编辑器       AHDL

主页 > 支持 > 设计范例 > 图形编辑器 > Graphic Editor: Tri-State Buses Converted to a Multiplexer 打印此页 发送此页 Graphic Editor: Tri-State Buses Converted to a Multiplexer In this example, three tri-state buses feed a flipflop. Because Altera devices do not have internal device tri-state buses (i.e., tri-state buffers only exist in I/O cells), MAX+PLUS II converts the tri-state bus to a multiplexer. Download the Graphic Editor file used in this example: Download tri_bus.gdf For more information on using this example in your project, go to: How to Use Graphic Editor Examples AHDL: Tri-State Buses Converted to a Multiplexer Implementing Tri-State Buses in Altera Devices MAX+PLUS II Help tri_bus.gdf Feedback Did this information help you? If not, please log onto mySupport to file a technical request or enhancement. Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution. 给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。