Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

Mentor Graphics ModelSim Simulation Design Examples

Table 1 contains design examples demonstrating gate-level timing simulation of Altera® devices. Gate-level timing simulations are performed with Mentor Graphics® ModelSim® software to ensure that the post-synthesized or post-fit netlist passes the functional specifications.

Table 1. Simulation Design Examples
Function Design Entry Method
PLL Gate-Level Timing Simulation R
Stratix® II GX Post-Fit Timing Simulation With ModelSim SE/PE Software R
Stratix II GX Post-Fit Timing Simulation With ModelSim-Altera Software R
Stratix II GX Post-Fit Timing Simulation With ModelSim SE/PE Software V
Stratix II GX Post-Fit Timing Simulation With ModelSim-Altera Software V
Stratix II Post-Fit Timing Simulation With ModelSim SE/PE Software R
Stratix II Post-Fit Timing Simulation With ModelSim-Altera Software R
Stratix II Post-Fit Timing Simulation With ModelSim SE/PE Software V
Stratix II Post-Fit Timing Simulation With ModelSim-Altera Software V
Simulation With NativeLink Feature in Quartus II Software R

The following icons indicate the entry mode(s) used in each example:

A Altera hardware description language (AHDL)
V VHDL
G MAX+PLUS® II Graphic Editor
R Verilog hardware description language (HDL)
T Tool command language (Tcl)
Q Quartus® II development tool

Related Links

  请填写反馈意见
  注册索取最新邮件通知