Mentor Graphics ModelSim Simulation Design Examples
Table 1 contains design examples demonstrating gate-level timing simulation of Altera® devices. Gate-level timing simulations are performed with Mentor Graphics® ModelSim® software to ensure that the post-synthesized or post-fit netlist passes the functional specifications.
The following icons indicate the entry mode(s) used in each example:
Altera hardware description language (AHDL)
VHDL
MAX+PLUS® II Graphic Editor
Verilog hardware description language (HDL)
Tool command language (Tcl)
Quartus® II development tool
Related Links
|