Low-Cost Nios II Hardware Design Example
This design takes advantage of the features of Altera's low-cost Cyclone® FPGA family, and highlights the ability of the Nios® II processor to use the EPCS serial configuration device to store program data. This design is provided for the Nios II Development Kit, Cyclone II Edition and Cyclone Edition.
Using This Design Example
To obtain this design example, download a free evaluation version of the Nios II Embedded Design Suite (EDS). The example is installed in a directory under <Nios II EDS install path>/examples/verilog or /vhdl.
The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.
Design Specifications
- Board support: Cyclone and Cyclone II editions
- Nios II core: Nios II/e, no cache
- JTAG debug module: Yes
- On-chip RAM: 4 Kbytes
- EPCS serial flash device: Yes
- SDRAM controller: 16 Mbytes
- JTAG UART: 1
- LED parallel I/O (PIO): Yes
- 7-segment PIO: Yes
- Push-button PIO: Yes
- System ID peripheral: Yes
Related Links
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
|
文档资料
> 
