Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

Nios II Embedded Processor Design Examples

The design examples shown in Table 1 demonstrate the usage of the Nios® II embedded processor in common applications. The system designs consist of the hardware and software files that make up a complete Nios II embedded design. The Nios II C-to-Hardware (C2H) acceleration compiler design examples demonstrate the performance increase gained by accelerating embedded software using the Nios II C2H acceleration compiler.

The hardware design examples illustrate how to combine Nios II CPUs, memory, and peripherals into practical embedded systems. The software design examples demonstrate programs that take advantage of Nios II processor features. You can use the source code provided as the starting point for your own embedded designs.

Refer to the Reference Design page for additional examples of using Altera® embedded solutions in practical applications.

The Nios II Embedded Design Suite (EDS) includes some of the hardware and software design examples shown in Table 1. Download a free version of the Nios II EDS to obtain the Nios II embedded processor, toolchain, and design examples.

Certain software design examples execute only on specific hardware design examples. For example, the web server software example works only on hardware designs that include an Ethernet interface. Select the example link to view information on supported hardware designs.

Table 1. Nios II Design Examples
System Designs Type
Application Loader RC
Ethernet Acceleration RC
Off-Chip Memory Phase-Locked Loop (PLL) Tuning RC
Multiprocessor GRC
Web Server (1) C
Accelerated CRC RC
Accelerated FIR with Built-In Direct Memory Access RC
Hardware Designs Type
Scatter-Gather DMA RC
High Performance with Bridges R
Standard (1) VR
Full Featured (1) VR
Fast (1) Update VR
Small (1) VR
Low Cost (1) VR
TES D/AVE Graphics Accelerator Demo (2) VC
Altia Red Touch Screen HMI for D/AVE (2) C
IMAGEM Technology Graphics Demo (2) VC
SOPC Builder Hardware Templates Type
Avalon-MM Master Templates R
Software Designs Type
Memory Test (1) C
Read-Only Zip File System (1) C
Board Diagnostic (1) C
Count Binary (1) C
Hello MicroC/OS-II (1) C
MicroC/OS-II Message Box (1) C
MicroC/OS-II Mutex C
Micriµm µC/GUI Demo (2) C
NTP Client C
Simple Socket Server (1) C
Planetweb SpectraWorks Digital Photo Frame (2) C
Planetweb SpectraWorks GUI Feature Demo (2) C
C2H Compiler Designs Type
Mandelbrot RC
Image Rotate RC
Finite Impulse Response (FIR) C

Notes:

  1. Example included in Nios II EDS installation.
  2. Design supported by Altera Software partner.

The following icons indicate the entry mode(s) used in each example:

C C code
V VHDL
G Graphic editor
R Verilog HDL

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见