Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

Standard Nios II Hardware Design Example

The standard Nios® II hardware design example is based on the Nios II /s processor core and provides a mix of peripherals and memories similar to a typical Nios II processor system. The SOPC Builder system automatically generates an interface to each hardware component on the Nios II development board, such as SDRAM, LEDs, an RS-232 connector, and an Ethernet MAC/PHY.

The standard design can be used as a starting point for your own embedded system by adding or removing components to meet your custom requirements. This design is provided for all Altera® Nios II development kits.

Using This Design Example

To obtain this design example, download a free evaluation version of the Nios II Embedded Design Suite (EDS). The example is installed in a directory under <Nios II EDS install path>/examples/verilog or /vhdl.

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Design Specifications

  • Board support: Stratix®, Stratix Professional, Stratix II, Cyclone®, and Cyclone II editions
  • Nios II core: Nios II /s, 4 Kbytes d-cache
  • JTAG debug module: Yes
  • On-chip RAM: 64 Kbytes (Stratix only)
  • Off-chip RAM: 1 Mbyte
  • Common flash interface (CFI) flash memory interface: 8 Mbytes
  • EPCS serial flash device: Yes (Cyclone only)
  • SDRAM controller: 16 Mbytes
  • JTAG UART: 1
  • UART: 1
  • Timer: 2
  • Ethernet interface: Yes
  • LED parallel I/O (PIO): Yes
  • 7-segment PIO: Yes
  • Push-button PIO: Yes
  • LCD screen interface: Yes
  • System ID peripheral: Yes

Related Links

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见