Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
          SignalTap II
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

On-Chip Debugging Design Examples

The Quartus® II software provides a portfolio on on-chip debugging solutions. This page provides design examples to help you leverage the features available for use in common debugging scenarios.

SignalTap® II Embedded Logic Analyzer: Custom State-based Trigger Flow Design Examples

The custom-state based trigger flow allows you to precisely specify the arrangement of your trigger conditions, providing for a more efficient use of the acquisition space. This page shows some commonly used scenarios for using the state-based trigger flow.

  请填写反馈意见
  注册索取最新邮件通知