Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

Quartus II Design Examples: Examples for lpm_shiftreg Megafunction

The lpm_shiftreg Megafunction User Guide provides two design examples to implement a configurable 8-bit serial in parallel out (SIPO) or parallel in serial out (PISO) shift register and time delay functionality.  Both the design examples use the MegaWizard® Plug-In Manager available in the Quartus® II software. The steps to generate the megafunctions using the MegaWizard are described in detail in the User Guide.

Design Example 1: Configurable 8-Bit SIPO or PISO Shift Register

This design example illustrates the use of lpm_shiftreg megafunction to implement a configurable 8-bit serial in parallel out or parallel in serial out shift register.  In this example, you do the following.

  • Create an 8-bit shift register using the lpm_shiftreg megafunction and the MegaWizard Plug-in Manager
  • Implement the design and assign the EP1S10F780C6 device to the project
  • Compile and simulate the design

The following design files are used in this example:

  1. The Quartus II project archive
  2. README file

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Design Example 2: Time delay

This design example uses the lpm_shiftreg megafunction to implement time delay functionality.  In this example, you do the following:

  • Create a time delay using the lpm_shiftreg megafunction and the MegaWizard Plug-in Manager
  • Implement the design and assign the EP1S10B672C6 device to the project
  • Compile and simulate the design

The following design files are used in this example:

  1. The Quartus II project archive
  2. README file

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见