文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品       MAX/MAX II       Stratix/Stratix GX       Nios II     功能       算法       存储器       总线及I/O       逻辑       接口与外设       DSP       通信       PLL & Clocking     设计输入方法       Quartus II软件工程       Tcl       VHDL       Verilog HDL       C Code 范例       DSP Builder       TimeQuest    片内调试     仿真工具       Mentor Graphics ModelSim       Cadence NCsim       Synopsys VCS     旧范例       图形编辑器       AHDL

主页 > 支持 > 设计范例 > Stratix/Stratix GX 打印此页 发送此页 Stratix & Stratix GX Design Examples The examples shown in Table 1 demonstrate various features of the Stratix® and Stratix GX device families using the Quartus® II design software. For more information about the different design entry methods, refer to the Help files in the Quartus II software. The Stratix and Stratix GX design examples are grouped by functionality. Select the design entry method icon to see the design example. Table 1. Stratix & Stratix GX Design Examples for the Quartus II Software Memory Functions Design Entry Method Quad Data Rate (QDR) SRAM Controller Examples for altufm Megafunction User Guide Zero-Bus Turnaround (ZBT) SRAM Controller Buses & I/O Functions High-Speed Differential I/O Capability    Examples for altpll Megafunction User Guide Examples for altremote_update Megafunction User Guide Examples for altpll_reconfig Megafunction User Guide Arithmetic Examples for altmult_add Megafunction User Guide Examples for altfp_add_sub Megafunction User Guide Storage Examples for lpm_rom Megafunction User Guide Examples for lpm_shiftreg Megafunction User Guide DSP Functions 12 x 9 Firm Multiplier 12 x 12 Firm Multiplier Fully Variable Coefficient Soft Multiplier Hybrid Fixed Coefficient Soft Multiplier Hybrid Variable Coefficient Soft Multiplier Parallel Fixed Coefficient Soft Multiplier Parallel Variable Coefficient Soft Multiplier Semi-Parallel Fixed Coefficient Soft Multiplier Semi-Parallel Variable Coefficient Soft Multiplier Sum of Multiplication Fixed Coefficient Soft Multiplier Sum of Multiplication Variable Coefficient Soft Multiplier Discrete Cosine Transform (DCT) Basic Finite Impulse Response (FIR) Filter Time Domain Multiplexed FIR Filter Polyphase Decimation FIR Filter Polyphase Interpolation FIR Filter Two-Dimensional FIR Filter Basic Infinite Impulse Response (IIR) Filter Butterworth IIR Filter Magnitude Function The following icons indicate the entry mode(s) used in each example:  Altera® hardware description language (AHDL)  VHDL  MAX+PLUS® II graphic editor  Verilog HDL  Tcl  Quartus II software   给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。