Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

Stratix & Stratix GX Design Examples

The examples shown in Table 1 demonstrate various features of the Stratix® and Stratix GX device families using the Quartus® II design software. For more information about the different design entry methods, refer to the Help files in the Quartus II software. The Stratix and Stratix GX design examples are grouped by functionality. Select the design entry method icon to see the design example.
Table 1. Stratix & Stratix GX Design Examples for the Quartus II Software
Memory Functions Design Entry Method
Quad Data Rate (QDR) SRAM Controller R
Examples for altufm Megafunction User Guide Q
Zero-Bus Turnaround (ZBT) SRAM Controller NEW
Buses & I/O Functions
High-Speed Differential I/O Capability    R
Examples for altpll Megafunction User Guide Q
Examples for altremote_update Megafunction User Guide NEW Q
Examples for altpll_reconfig Megafunction User Guide NEW Q
Arithmetic
Examples for altmult_add Megafunction User Guide NEW Q
Examples for altfp_add_sub Megafunction User Guide NEW Q
Storage
Examples for lpm_rom Megafunction User Guide NEW Q
Examples for lpm_shiftreg Megafunction User Guide NEW Q
DSP Functions
12 x 9 Firm Multiplier
12 x 12 Firm Multiplier
Fully Variable Coefficient Soft Multiplier
Hybrid Fixed Coefficient Soft Multiplier
Hybrid Variable Coefficient Soft Multiplier
Parallel Fixed Coefficient Soft Multiplier
Parallel Variable Coefficient Soft Multiplier
Semi-Parallel Fixed Coefficient Soft Multiplier
Semi-Parallel Variable Coefficient Soft Multiplier
Sum of Multiplication Fixed Coefficient Soft Multiplier
Sum of Multiplication Variable Coefficient Soft Multiplier
Discrete Cosine Transform (DCT) r
Basic Finite Impulse Response (FIR) Filter r
Time Domain Multiplexed FIR Filter r
Polyphase Decimation FIR Filter r
Polyphase Interpolation FIR Filter r
Two-Dimensional FIR Filter r
Basic Infinite Impulse Response (IIR) Filter r
Butterworth IIR Filter r
Magnitude Function r

The following icons indicate the entry mode(s) used in each example:

A Altera® hardware description language (AHDL)
V VHDL
G MAX+PLUS® II graphic editor
R Verilog HDL
T Tcl
Q Quartus II software  

  请填写反馈意见
  注册索取最新邮件通知