Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Quartus II Tcl Examples

主页 > 支持 > 设计范例 > Tcl

Get Support from Quartus II Resource Centers

The following examples provide instructions for implementing functions using tool command language (Tcl). For more information on Tcl, refer to Quartus® II Help and to the Tcl Scripting (PDF) chapter of the Quartus II Handbook (PDF). These Tcl examples are intended for Quartus II software version 3.0 and later.

Tcl examples for Mentor Graphics® ModelSim® and ModelSim-Altera simulator software are available in ModelSim Tcl Scripting Examples.

Working With Projects & Assignments

Opening Projects
Almost every script opens a project. See examples of how to specify project and revision names as command-line arguments when you run scripts, and learn how to open projects efficiently.

Making All Pins Virtual
If you use the LogicLock™ design flow, it is sometimes useful to make all I/O pins virtual. This example contains procedures to make the process easy.

Elaborating Nodes in Timegroups
You might need to see a list of all nodes in a timegroup to verify correct assignments. Use this example to get a list of all nodes in a timegroup.

Compilation

Automatic Script Execution
Run a script automatically after compilation, or at any stage during compilation, with the techniques described in this example.

Archiving Projects Automatically
This script automatically creates an archive of your project after compilation, and names it based on the compilation end time.

Automatic Version Number
This example shows different ways to include a version number in hardware in your design and have the version number automatically updated every compile.

Combine SDO Files
This script creates an Standard Delay Format Output (.sdo) file with minimum and maximum timing numbers from the two separate minimum and maximum timing SDO files generated by the Quartus II software.

Reporting

Custom Report Panels
You can create custom report panels in the Compilation Report in the Quartus II GUI. These examples show you how, and present some sample applications.

Non-Default Global Settings
It can be useful to see a list of settings that you have changed from their default values, especially if changing a setting decreases the performance of your design. This script creates a report panel with non-default global settings in your project.

Export Report Data to CSV File
This example illustrates an easy way to export data from a Quartus II report to a Comma Separated Value
(.csv) file to open in Excel.

Report Levels of Logic
When you are optimizing a design, it can be useful to view information about levels of logic between registers. This example generates histogram data you can chart in Excel showing the distribution of paths by levels of logic.

Advanced Classic Timing Analysis

Find Timing Nodes
When you use the advanced_timing package, you often need to find the node ID corresponding to a design entry name. Use this procedure to find a node that matches a specified name in the Quartus II timing netlist.

Arbitrary Paths Timing Reporting
Default Quartus II Tcl commands provide limited support for reporting timing on non-register-to-register paths, and do not report every combinational path between endpoints. This advanced script adds those capabilities.

Quartus II Software Version 2.2 and Earlier

Tcl examples for the Quartus II software are available in Tcl Scripting Examples for Quartus II Software Version 2.2 or earlier.

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

给本页评分


  • 产品
    • MAX/MAX II
    • Stratix/Stratix GX
    • Nios II
  • 功能
    • 算法
    • 存储器
    • 总线及I/O
    • 逻辑
    • 接口与外设
    • DSP
    • 通信
    • PLL & Clocking
  • 设计输入方法
    • Quartus II软件工程
    • Tcl
    • VHDL
    • Verilog HDL
    • C Code 范例
    • DSP Builder
    • TimeQuest
    • 片内调试
      • SignalTap II
  • 仿真工具
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
  • 旧范例
    • 图形编辑器
    • AHDL
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻