Gate-Level Simulation With Synopsys VCS Simulator
You can use this design example to learn how to perform gate-level timing simulations of your design implemented in a Stratix® II device with the Synopsys VCS simulator.
The Verilog design example contains the post-fit netlist (multiplier.vo) and SDF output data (multiplier_v.sdo) of a sample design obtained after compiling the design with Quartus® II software. The sample design consists of a top-level module (multiplier block) and a simple testbench, test_multiplier.v, that instantiates the design under test (multiplier) and generates the stimulus for running the simulation. The Stratix II device atom libraries required for gate-level simulation are also provided with the example. All functional libraries and device atom libraries come with the Quartus II software. A script, run_vcs, is provided to compile the libraries, the netlist file, and the testbench file, and to run the simulation.
Note: This example was developed using Quartus II 6.0 SP1 software running on a Linux machine and Synopsys VCS version X-2005.06-SP1 running on the same host.
Download the dsgn_vcs_ver.zip design example.
Using This Design Example
Follow these steps to use the design example.
- Unzip the attached file to your desired location, for example, <sim_prj_loc>.
- Using a Xterm or a console window, at the <sim_prj_loc> directory, source the script run_vcs by typing
%source run_vcs. The script contains commands for the VCS simulator to compile the testbench and the netlist multiplier.vo, annotate the SDF data, and run the simulation for the specified time. If you are using the -RI option in the script, the GUI of VCS is invoked.
- In the VCS GUI, click Start Simulation.
The expected and actual results are checked in the testbench, and messages that show whether or not the results match are displayed in the simulator's console window.
For more information on using the Synopsys VCS simulator, refer to the Synopsys VCS User Guide. You can also find detailed information on Synopsys VCS in the chapter Synopsys VCS Support (PDF) in volume 3 of the Quartus II Development Software Handbook.
Feedback
Did this information help you?
If not, please log onto mySupport to file a technical request or enhancement.
These Website Design Examples may be used within Altera Corporation devices only and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
|
文档资料
> 
