This example describes an 8-bit wide, 64-bit long shift register with equally spaced taps in Verilog HDL. Synthesis tools detect groups of shift registers and infer altshift_taps megafunction depending on the target device architecture.
Download the files used in this example:
The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.
Table 1 lists the ports and gives a description for each.
| Table 1. 8x64 Shift Register Port Listing | ||
| Port Name | Type | Description |
clk |
Input | Clock |
shift |
Input | Shift enable input |
sr_in[7:0] |
Input | 8-bit shift register input |
sr_tap_one[7:0] |
Output | 8-bit output of first tap |
sr_tap_two[7:0] |
Output | 8-bit output of second tap |
sr_tap_three[7:0] |
Output | 8-bit output of third tap |
sr_out[7:0] |
Output | 8-bit shift register output |
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
