Verilog HDL: Binary Adder Tree
This example describes a parameterized binary adder tree in Verilog HDL. For devices which contain 4-input lookup tables as combinational logic structures in logic element (LE), structuring adder trees as binary adder trees can give significant performance improvement.
Figure 1. Binary Adder Tree Top-Level Diagram
Download the files used in this example:
The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.
Table 1 lists the ports and gives a description for each.
| Table 1. Binary Adder Tree Port Listing |
| Port Name |
Type |
Description |
A, B, C, D, E |
Input |
Parameterized inputs to adder tree |
clk |
Input |
Clock |
OUT |
Output |
Parameterized output of adder tree |
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
|
 |
|
文档资料
> 
