Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

Verilog HDL: Hybrid Variable Coefficient Soft Multiplier

This design implements 2-input, 15-bit variable coefficient hybrid multiplication using M512 RAM blocks as look-up tables (LUTs). For more details on the design, refer to AN 306: Implementing Multipliers in FPGA Devices.

Download the file(s) used in this example:

Table 1 shows the Hybrid Variable Coefficient Soft Multiplier design example port listing.

Table 1. Hybrid Variable Coefficient Soft Multiplier Port Listing

Port Name

Type

Description

input_I[15..0]

Input

One of the 16-bit inputs to the multiplier. Two bits of this input are entered to the multiplier every clock cycle till the entire bus is completely loaded.

input_Q[15..0]

Input

One of the 16-bit inputs to the multiplier. Two bits of this input are entered to the multiplier every clock cycle till the entire bus is completely loaded.

sload_data

Input

Active high. Specifies the start of a new data set and new multiplication operation.

coef_in[17..0]

Input

Coefficient update data port. Pre-calculated coefficient values on this port will be stored in to locations specified by coef_add_in when the coef_wren signal is enabled.

coef_add_in[4..0]

Input

Coefficient update address port. This specifies which address location a particular pre-calculated coefficient value is written to.

coef_wren

Input

Coefficient write/update enable. If coef_wren is high, the RAM blocks will start to accept pre-calculated coefficient values on the coef_in port and store them in the locations specified by the coef_add_in signal. This signal has to remain high till all the pre-calculated coefficient values have been updated in the RAM blocks.

clk

Input

Clock

sclr

Input

Active high synchronous clear

result[31..0]

Output

The output is a 32-bit signed value.

result_valid

Output

Indicates when the output is the valid result of a complete multiplication. The signal will go high for the time that the output is valid.


For more information on using this example in your project, go to:


Feedback

Did this information help you?

If not, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this example will work for the customer's intended purpose and disclaims all liability for use of or reliance on the example.

  请填写反馈意见
  注册索取最新邮件通知