Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Verilog

Home > Support > Design Examples > Verilog HDL

The following examples provide instructions for implementing functions using Verilog HDL. For more information on Verilog support, refer to Quartus® II software Help.

For more examples of Verilog designs for Altera® devices, refer to the Recommended HDL Coding Styles (PDF) chapter of the Quartus II Handbook. You can also access Verilog HDL examples from the language templates in Quartus II software. For additional hand-crafted techniques you can use to optimize design blocks for the adaptive logic modules (ALMs) in many Altera devices, refer to the Advanced Synthesis Cookbook: A Design Guide for Stratix II, Stratix III, and Stratix IV Devices (PDF).

Verilog Embedded Processor Functions

  • Standard Nios® II Hardware Design Example
  • Full-Featured Nios II Hardware Design Example
  • Small Nios II Hardware Design Example
  • Fast Nios II Hardware Design Example
  • Low-Cost Nios II Hardware Design Example

Verilog Communications Functions

  • POS-PHY LEVEL4 (SPI4.2) Loop Back Design on Stratix® III/Stratix IV Development Board

Verilog Arithmetic Functions

  • Adder/Subtractor 
  • Binary Adder Tree 
  • Ternary Adder Tree 
  • Parameterized Counter
  • Behavioral Counter

Verilog External Memory Interfaces Functions

  • Four DDR3 ALTMEMPHY-Based Controllers for Stratix IV FPGAs
  • Interfacing with a 64-bit DDR3 SDRAM UDIMM interface at 400 MHz in a Stratix IV FPGA
  • 36-Bit Wide ALTMEMPHY-Based DDR2 SDRAM Interface for Cyclone® III FPGAs
  • 8-Bit Wide DDR2 ALTMEMPHY-Based SOPC Builder Integrated in Cyclone III FPGAs
  • Three DDR2 ALTMEMPHY-Based Controllers for Stratix II FPGAs
  • 72-Bit Wide DDR2 ALTMEMPHY-Based Interface for Stratix II FPGAs
  • 72-Bit Wide DDR2 ALTMEMPHY-Based Interface for Stratix II FPGAs
  • 18-Bit Wide QDRII+ ALTMEMPHY-Based Interface for Stratix III FPGAs
  • 64-Bit Wide DDR2 ALTMEMPHY-Based Interface for Stratix III FPGAs
  • 72-Bit Wide DDR2 SDRAM ALTMEMPHY-Based Interface for Stratix III FPGAs
  • Interfacing 400-MHz RLDRAM II in a Stratix IV FPGA

Verilog Memory Functions

  • Dual Clock Synchronous RAM 
  • Single Clock Synchronous RAM 
  • Parameterized RAM with Separate Input and Output Ports
  • Quad Data Rate (QDR) SRAM Controller

Verilog Bus and I/O Functions

  • High-Speed Differential I/O Capability
  • Tri-State Instantiation
  • Bidirectional Pin

Verilog Logic Functions

  • 1 x 64 Shift Register 
  • 8 x 64 Shift Register with Taps 
  • Counter with Asynchronous Reset 
  • Instantiating a DFFE
  • Synchronous State Machine

Verilog Digital Signal Processing (DSP) Functions

  • Verilog HDL Template for Inferring DSP Blocks in Stratix III and Stratix IV FPGAsNew
  • Upgrading an AtlanticTM Interface Design to an Avalon® Streaming Interface Design New
  • Achieving Unity Gain in Block Floating Point IFFT+FFT Pair Updated
  • Coefficient Reload Finite Impulse Response (FIR) Filter Updated
  • Fast Fourier Transform (FFT) with 32K-Point Transform Length 
  • Signed Multiplier with Registered I/O 
  • Signed Multiply-Adder 
  • Unsigned Multiplier 
  • Unsigned Multiply-Accumulator 
  • 12 x 9 Firm Multiplier
  • 12 x 12 Firm Multiplier
  • Fully Variable Coefficient Soft Multiplier
  • Hybrid Fixed Coefficient Soft Multiplier
  • Hybrid Variable Coefficient Soft Multiplier
  • Parallel Fixed Coefficient Soft Multiplier
  • Parallel Variable Coefficient Soft Multiplier
  • Semi-Parallel Fixed Coefficient Soft Multiplier
  • Semi-Parallel Variable Coefficient Soft Multiplier
  • Sum of Multiplication Fixed Coefficient Soft Multiplier
  • Sum of Multiplication Variable Coefficient Soft Multiplier
  • Discrete Cosine Transform (DCT)
  • Basic FIR Filter
  • Time Domain Multiplexed FIR Filter
  • Polyphase Decimation FIR Filter
  • Polyphase Interpolation FIR Filter
  • Two-Dimensional FIR Filter
  • Basic Infinite Impulse Response (IIR) Filter
  • Butterworth IIR Filter
  • Magnitude Function

Other Verilog Functions

  • Creating a Hierarchical Design
  • Instantiating MAX+PLUS® II Primitives

How to Use Verilog HDL Examples

Altera provides Verilog HDL design examples as downloadable executable files or displayed as text in your web browser. Select the executable file link to download the file to your hard disk. To use Verilog HDL examples displayed as text in your Quartus II software (or legacy MAX+PLUS® II software), copy and paste the text from your web browser into the Text Editor. Make sure that the file name of the Verilog HDL design file (.v) corresponds to the entity name in the example. For example, if the entity name is my myram, save the file as myram.v.

Design Examples Disclaimer

These design examples may only be used within Altera devices and remain the property of Altera Corporation. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • 产品
    • MAX/MAX II
    • Stratix/Stratix GX
    • Nios II
  • 功能
    • 算法
    • 存储器
    • 总线及I/O
    • 逻辑
    • 接口与外设
    • DSP
    • 通信
    • PLL & Clocking
  • 设计输入方法
    • Quartus II软件工程
    • Tcl
    • VHDL
    • Verilog HDL
    • C Code 范例
    • DSP Builder
    • TimeQuest
    • 片内调试
      • SignalTap II
  • 仿真工具
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
  • 旧范例
    • 图形编辑器
    • AHDL
    Please give us feedback
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻