Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
      MAX/MAX II
      Stratix/Stratix GX
      Nios II
  
 功能
      算法
      存储器
      总线及I/O
      逻辑
      接口与外设
      DSP
      通信
      PLL & Clocking
  
 设计输入方法
      Quartus II软件工程
      Tcl
      VHDL
      Verilog HDL
      C Code 范例
      DSP Builder
      TimeQuest
   片内调试
  
 仿真工具
      Mentor Graphics ModelSim
      Cadence NCsim
      Synopsys VCS
  
 旧范例
      图形编辑器
      AHDL
  

VHDL

The following examples provide instructions for implementing functions using VHDL. For more information on VHDL, refer to Quartus® II or MAX+PLUS® II software Help.

VHDL Embedded Processor Functions

V Standard Nios® II Hardware Design Example
V Full-Featured Nios II Hardware Design Example
V Small Nios II Hardware Design Example
V Fast Nios II Hardware Design Example
V Low-Cost Nios II Hardware Design Example

VHDL Arithmetic Functions

V Adder/Subtractor 
V Carry Look-Ahead Adder
V Down Counter (lpm_counter)
V Behavioral Counter
V Ripple-Carry Adder

VHDL Memory Functions

V Dual Clock Synchronous RAM
V Single Clock Synchronous RAM
V Single Clock Synchronous RAM With Asynhcronous Read Address
V Cycle-Shared Dual-Port RAM (csdpram)
V Zero-Bus Turnaround (ZBT) Controller
V Quad Data Rate (QDR) SRAM Controller

VHDL Bus and I/O Functions

V Bidirectional Bus
V Tri-State Buses

VHDL Logic Functions

V 8x64 Shift Register With Taps
V Counter With Synchronous Load
V Preventing Unintentional Latch Creation 
V Instantiating a DFFE
V Instantiating a DFF Using lpm_dff

VHDL Digital Signal Processing (DSP) Functions

V Cyclic Prefix Insertion for OFDM Systems
V Viterbi Decoder With Node Synchronization 
V Signed Multiplier
V Signed Multiply-Accumulator
V Unsigned Multiplier With Registered I/O
V Unsigned Multiply-Adder

Other VHDL Functions

V Creating a Hierachical Design
V Converting a Hexadecimal Value to a Standard Logic Vector

How to Use VHDL Examples

Altera provides VHDL design examples as downloadable executable files or as text in your web browser. Click the executable file link to download the file to your hard disk. To use VHDL examples displayed as text in your Quartus II or MAX+PLUS II software, copy and paste the text from your web browser into the Quartus II or MAX+PLUS II software Text Editor. Make sure that the file name of the VHDL design file (.vhd) corresponds to the entity name in the example. For instance, if the entity name is myram, you should save the file as myram.vhd.

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见