Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 嵌入式处理器
   Nios II 嵌入式设计套件
          Release Notes
       勘误表
               Nios II 7.1
               Nios II 7.0
               Nios II 6.1
               Nios II 6.0
            Nios II 5.1
            Nios II 5.0.1
            Nios II 5.0
            Nios II 1.1
               Nios II Legacy SDK
          软件开发
          文档资料
      Nios II 开发套件
  
 DSP
      Overview
      DSP Builder
      IP Cores
      开发套件
  

Nios II Embedded Design Suite Errata

The following are known issues and workarounds for specific versions of the Nios® II Embedded Design Suite (EDS). They cover errata in the processor, peripherals, tools, example designs, and documentation.

Release and errata information for the Nios II processor core are now included in the MegaCore® intellectual property (IP) Library release notes and errata. For a complete list of release notes and errata for all Altera® products, visit the release notes and errata page.

  请填写反馈意见
  注册索取最新邮件通知