Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 嵌入式处理器
   Nios II 嵌入式设计套件
          Release Notes
       勘误表
          软件开发
          文档资料
      Nios II 开发套件
  
 DSP
      Overview
      DSP Builder
      IP Cores
      开发套件
  

Nios II 5.0.1 Release Notes - Hardware

Device & Host Support

This release supports the following Altera® device families:

  • Stratix® II FPGAs 
  • Stratix FPGAs
  • Cyclone™ II FPGAs
  • Cyclone FPGAs

This release supports the following host environments:

  • Quartus® II software version 5.0 service pack 1 
  • Windows XP Professional, Windows 2000, Windows NT 4.0, Linux 7.3, 8.0, and  Enterprise 3
  • ModelSim® versions supported on Windows: 5.8e OEM, 6.0c OEM, 6.0a SE, 6.0b SE, 6.0c SE, 6.1 SE
  • ModelSim versions supported on Linux: 6.0c OEM

SOPC Builder

This section documents changes to SOPC Builder.

Component Editor
  • Fixed issue where SOPC Builder tried to override non-editable parameters during component instantiation
  • Added support for the "resetrequest" port on slave components

Peripheral Support

This section documents changes to the hardware peripherals included in the Nios® II Development Kit.

LAN Component Corrected to Properly Handle Bursts From Masters Like DMA Controllers

The LAN91C111 SOPC Builder Component was modified to meet timing to the LAN91C111 device per its documentation whether a microprocessor or DMA is used to interface to the device. If you have an older version of the LAN91C111 Component in your design, you must remove the old component, re-add the new LAN91C111 Component in SOPC Builder, re-generate the system, and re-compile in Quartus II software.

DDR/DDR2 SDRAM Controller Version Upgrade

Cyclone II example designs were updated to use DDR/DDR2 SDRAM Controller version 3.2.1. Ensure that you have version 3.2.1 of the DDR/DDR2 SDRAM Controller installed on your machine.

Synchronous SRAM Controller
  • Fixed a VHDL problem relating to the SSRAM controller's read latency in simulation.
  • Fixed a potential bus contention issue with the SSRAM controller when read latency is set to 1.
DMA Controller
  • Fixed an issue relating to initialization of the DMA controller when the data width exceeds 32 bits.

  请填写反馈意见
  注册索取最新邮件通知