解决方案ID: rd06052008_240
最后修改: 2012 年1 月30 日
产品类别: 器件
产品领域: 千兆速率收发器
产品子领域: 协议
软件: Quartus II PC
器件系列: STRATIX IV GX
IP产品: Other

标题

When I simulate the PCI Express (PIPE) x8 configuration in Stratix IV GX device, why is the coreclkout [1] port always at logic low?

说明

When you instantiate the Stratix® IV GX transceiver in PCI Express (PIPE) x8 configuration, the ALTGX MegaWizard® Plug-in Manager provides two bits for the coreclkout output port, one for each transceiver block.

 

Altera has identified that during functional simulation of the above configuration, the coreclkout[1] is always stuck at logic zero. The expected behavior is to have transitions on both coreclkout[0] and coreclkout[1].

 

Workaround: Altera recommends that you use only the coreclkout[0] port to clock the user logic in your design.

---

---

Altera并不保证此解决方案能够达到客户的预期目的，并不承担所有的解决方案的使用和信赖的责任。