文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

按最终市场       汽车       广播       计算       消费类       工业及军事       无线       有线     按器件       Stratix II       Stratix       Cyclone II       Cyclone       Stratix GX       MAX II     按IP       嵌入式处理器       接口与外设       DSP       通信

主页 > 支持 > 参考设计 > 无线 > High-Performance EMIF Bridge Core Reference Design 打印此页 发送此页 High-Performance EMIF Bridge Core Reference Design from Altera Corporation Overview The high-performance EMIF bridge core reference design provides a connection between an Altera FPGA and the external memory interface (EMIF) of Texas Instruments (TI) TMS320C64x family of digital signal processors. The EMIF bridge core decodes external EMIF accesses and converts and forwards those accesses to the appropriate internal FPGA resource. Both digital signal processing (DSP) memory accesses and direct memory access (DMA) transfer operations are supported. The reference design is supplied with Verilog HDL. Features Supports synchronous operation up to 133 MHz delivering new data every cycle Configurable as either EMIF A (32-bit or 64-bit data width) or EMIF B (16-bit width only) High-speed interface for developing FPGA co-processor systems Demonstrated Altera Technology Stratix® II Devices Cyclone® II FPGAs Block Diagram Atlantic™ interfaces connect the FIFO buffers between the bridge and the internal application specific function. One FIFO buffer provides a read path and the other a write path to the internal FPGA function. The bridge Avalon® interface provides access to the configuration registers in the FIFO buffers. The Avalon interface can connect to any internal resource that has an Avalon interface via an Avalon bus module. Figure 1 shows a high-level block diagram of the reference design. Figure 1. High-Performance EMIF Bridge Core Block Diagram Related Links DSP Solutions Center DSP Design Flow Overview FPGA Co-Processors for DSP Applications AN 363: FFT Co-Processor Reference Design(PDF) Reference Designs Disclaimer These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera. 给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。