Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 按最终市场
      汽车
      广播
      计算
      消费类
      工业及军事
      无线
      有线
  
 按器件
      Stratix II
      Stratix
      Cyclone II
      Cyclone
      Stratix GX
      MAX II
  
 按IP
      嵌入式处理器
      接口与外设
      DSP
      通信
  

Farrow-Based Decimating Sample Rate Converter

from Altera Corporation

View Literature



This reference design is supplied with the DSP Builder. 
Download the latest version of DSP Builder.

Overview

The Farrow-based decimating sample rate converter demonstrates a Farrow resampler. You can simulate its performance in MATLAB, change it as required for your application, generate a VHDL version and synthesize it to Altera®devices. The converter is designed for an input clock rate identical to the system clock. For applications where the input rate is much lower than the system clock, time sharing should be implemented to get a cost-effective solution. The DSP Builder example file is FarrowResamp.mdl.

Many integrated systems, such as software defined radios (SDR), require data to be resampled so that a unit can comply with different communication standards, where the sample rates are different. In some cases, where one clock rate is a simple integer multiple of another clock rate, resampling can be accomplished using interpolating and decimating finite impulse response (FIR) filters. However, in most cases the interpolation and decimation factors are so high that this approach is impractical. Farrow resamplers offer an efficient way to resample a data stream at a different sample rate. The underlying principle is that the phase difference between the current input and wanted output is determined on a sample-by-sample basis. This phasedifference is then used to combine the phases of apolyphase filter in such a way that a sample for the wanted output phase is generated.

Demonstrated Altera Technology

Block Diagram

Figure 1. Block Diagram

Related Links

Reference Designs Disclaimer

These reference design illustrations may be used within Altera Corporation devices only and remain the copyrighted property of Altera. They are being provided on an "as-is" basis and as an accommodation, and therefore all warranties, representations, or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

  请填写反馈意见
  注册索取最新邮件通知