Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 按最终市场
      汽车
      广播
      计算
      消费类
      工业及军事
      无线
      有线
  
 按器件
      Stratix II
      Stratix
      Cyclone II
      Cyclone
      Stratix GX
      MAX II
  
 按IP
      嵌入式处理器
      接口与外设
      DSP
      通信
  

PCI to Local Bridge Reference Design

from Dexcel Electronics Designs

View Literature
Request Reference Design



Get More With Integration - Solution 

Overview

Most PCI chips and cores only implement the minimum PCI bus interface signaling. This leaves the burden of connectivity, performance, and system compatibility on the designer. This reference design  illustrates how you can enhance the Altera® pci_t32 MegaCore® function to provide a set of advanced features to provide the best possible performance and flexibility to simplify the design. The design implements a 32-bit 66-MHz local bus.

Features

  • PCI local bus specification r2.2 vital product data configuration support
  • Flexible local bus provides 32-bit multiplexed or non-multiplexed protocol for 8-, 16-, or 32-bit peripheral and memory devices
  • Nine programmable general-purpose I/O pins
  • Five programmable local address spaces
  • Four programmable chip selects
  • Programmable local bus wait states
  • Two programmable local-to-PCI interrupts
  • Endian byte swapping
  • Local address remap

Demonstrated Altera Technology

Block Diagram

Figure 1. PCI to Local Bridge Reference Design Block Diagram

Figure 1. PCI to Local Bridge Reference Design Block Diagram
View full detail (108 KB)

Related Links

Contact Information

Dexcel Electronics Designs (P) Ltd,
Unit 505, Carlton Towers,
#1, Airport Road
Bangalore 560008, India.

Tel: +91 80 25216221, 25216222
Fax: +91-80-2521 6791
info@dexceldesigns.com
www.dexceldesigns.com

  请填写反馈意见