文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 下载 > SPICE Models for Altera Devices 打印此页 订阅电邮新闻 SPICE Models for Altera Devices Altera® SPICE kits enable you to perform system-level simulations for various configurations that make use of Altera devices. The SPICE kits provide models that support a wide variety of I/O features across process, voltage, and temperature (PVT). Each SPICE kit contains the following information: Encrypted transistor and logic cell library models Encrypted input/output buffer circuit models for single-ended and differential I/O Single-ended and differential sample SPICE decks User guide describing the model usage Download SPICE Models To download SPICE models, read the licensing terms and conditions and click the SPICE model links in the table below.     I have read and accepted the licensing terms and conditions. Table 1 shows SPICE models for Altera® devices. Table 1. Altera Device SPICE Models Device Family Part Number Prefix SPICE Model Type SPICE Model Model Revision Last Models Update Arria® GX EP1AGX Transceiver—Synopsys HSPICE arriagx_hssi_hspice_models_kit.zip 2.0 04/2008 Cyclone® EP1C I/O—Synopsys HSPICE cyclone_i/o_hspice_models_kit.zip 1.1 04/2003 Cyclone II EP2C I/O—Synopsys HSPICE cyclone2_i/o_hspice_models_kit.zip 3.0 01/2006 Cyclone III EP3C I/O—Synopsys HSPICE cyclone3_io_hspice_models_kit.zip 1.0 03/2008 HardCopy® Stratix® HC1S I/O—Synopsys HSPICE hardcopy_stratix_i/o_hspice_models_kit.zip 1.0 05/2004 HardCopy II HC2 I/O—Synopsys HSPICE hardcopy2_i/o_hspice_models_kit.zip 1.0 02/2007 MAX® II EPM I/O—Synopsys HSPICE max2_i/o_hspice_models_kit.zip 2.0 12/2004 Stratix EP1S I/O—Synopsys HSPICE stratix_i/o_hspice_models_kit.zip 1.2 01/2003 Stratix II EP2S I/O—Synopsys HSPICE stratix2_i/o_hspice_models_kit.zip 4.0 12/2005 Stratix III EP3S I/O—Synopsys HSPICE stratix3_i/o_hspice_models_kit.zip 1.0 04/2008 Stratix GX EP1SGX I/O—Synopsys HSPICE stratix_i/o_hspice_models_kit.zip (Stratix GX FPGAs have the same HSPICE model as Stratix FPGAs) 1.2 01/2003 Transceiver Please contact your Altera support representative to obtain the transceiver models - - Stratix II GX EP2SGX I/O—Synopsys HSPICE stratix2gx_io_hspice_models_kit.zip 1.0 08/2006 Transceiver—Synopsys HSPICE stratix2gx_hssi_hspice_models_kit.zip 0.2 03/2007 Transceiver—Mentor Hyperlynx HL_Altera_s2gx_mgc_design_kit.zip 1.0 01/2008 Transceiver—Cadence Allegro PCB SI Cadence_SIIGX_Kit_0p3.zip 1.0 01/2008 Transceiver—Agilent ADS Stratix_II_GX_Ver1_01_user.zip  1.1 07/2008 If you have any questions about the contents of your HSPICE kits, visit Altera’s mySupport website. 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。