Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Altera IBIS Models

主页 > 支持 > 软件 > 下载 > Altera IBIS Models

The input/output buffer information specification (IBIS) is a device-modeling standard that was developed in 1993 by a consortium of companies from within the electronic design industry. IBIS allows the development of device models that preserve the proprietary nature of integrated circuit device designs, while at the same time providing information-rich models for signal integrity and electromagnetic compatibility (EMC) analysis.

Altera® IBIS models support a wide variety of I/O features and cover minimum, typical, and maximum process, voltage, and temperature conditions. Information contained within the IBIS files is for modeling purposes only and is not guaranteed.

Read the instructions about how to use Altera IBIS models in your simulations, or learn more on generating IBIS files with Quartus® II software.

Table 1 explains the IBIS File Revision Numbering Convention used in Altera new device IBIS models starting from Cyclone III and Stratix III device IBIS models.

Table 1. Altera Device IBIS Models File Revision Numbering Convention
IBIS File Revisions Description
0.x silicon and file in development
1.x pre-silicon file data from silicon model only
The models are designated as "Preliminary" and have not been correlated against physical device operation.
2.x file correlated to actual silicon measurements The models are designated as "Correlated" and have been correlated against physical device operation.
3.x mature product, no more changes likely The models are designated as "Final" and have been correlated against physical device operation. There will not be any planned changes to be made to the models.

Table 2 shows IBIS models for Altera devices.

Table 2. Altera Device IBIS Models
Device Family Part Number Begins With List of Models (1) Package RLC Values (2) IBIS Model (3) IBIS Model Revision (3) Last IBIS Model Update (3)
ACEX EP1K acex1k models.xls acex1k rlc.xls acex1k.zip 1.3 Jun 30, 2004
APEX 20K EP20K apex20k models.xls apex20k rlc.xls apex20k.zip 1.4 Mar 30, 2004
APEX 20KC EP20K apex20kc models.xls apex20kc rlc.xls apex20kc.zip 1.2 May 30, 2001
APEX 20KE EP20K apex20ke models.xls apex20ke rlc.xls apex20ke.zip 1.5 Jun 30, 2004
APEX II EP2A apex2 models.xls apex2 rlc.xls apex2.zip 1.2 Dec 30, 2001
Arria GX EP1AGX arriagx models.xls arriagx rlc.xls arriagx.zip 1.0 May 8, 2007
Cyclone EP1C cyclone models.xls cyclone rlc.xls cyclone.zip 1.7 May 6, 2009
Cyclone II EP2C cyclone2 models.xls cyclone2 rlc.xls cyclone2.zip 1.6 Jul 30, 2007
Cyclone III EP3C cyclone3 models.xls cyclone3 rlc.xls cyclone3.zip 3.1 Jul 24, 2009
Cyclone III LS EP3CLS cyclone3ls models.xls cyclone3ls rlc.xls cyclone3ls.zip 2.0 Dec 7, 2009
Excalibur EPXA xa models.xls xa rlc.xls xa.zip 1.3 Sep 30, 2001
FLEX 10K EPF10K flex10k models.xls flex10k rlc.xls flex10k.zip 1.6 Jul 30, 1998
FLEX 10KA EPF10K flex10ka models.xls flex10ka rlc.xls flex10ka.zip 1.5 Aug 30, 1999
FLEX 10KE EPF10K flex10ke models.xls flex10ke rlc.xls flex10ke.zip 1.2 Oct 30, 1998
FLEX 6000 EPF6 flex6000 models.xls flex6000 rlc.xls flex6000.zip 1.3 Jul 30, 1998
HardCopy II HC2 hardcopy2 models.xls hardcopy2 rlc.xls hardcopy2.zip 1.4 Apr 19, 2007
HardCopy Stratix HC1S hcstratix models.xls hcstratix rlc.xls hcstratix.zip 3.5 Mar 30, 2007
MAX 3000A EPM3 max3000a models.xls max3000a rlc.xls max3000a.zip 2.0 Oct 28, 2005
MAX 7000AE EPM7 max7000ae models.xls max7000ae rlc.xls max7000ae.zip 2.0 Oct 28, 2005
MAX 7000B EPM7 max7000b models.xls max7000b rlc.xls max7000b.zip 2.0 Oct 28, 2005
MAX 7000S EPM7 max7000s models.xls max7000s rlc.xls max7000s.zip 2.0 Oct 28, 2005
MAX II EPM max2 models.xls max2 rlc.xls max2.zip 2.2 Dec 14, 2007
Mercury EP1M mercury models.xls mercury rlc.xls mercury.zip 1.2 Sep 30, 2003
Stratix EP1S stratix models.xls stratix rlc.xls stratix.zip 2.4 May 30, 2005
Stratix GX EP1SGX stratixgx models.xls stratixgx rlc.xls stratixgx.zip 2.5 Mar 30, 2007
Stratix II EP2S stratix2 models.xls stratix2 rlc.xls stratix2.zip 4.9 Mar 30, 2007
Stratix II GX EP2SGX stratix2gx models.xls stratix2gx rlc.xls stratix2gx.zip 1.1 Mar 30, 2007
Stratix III EP3S stratix3 models.xls stratix3 rlc.xls stratix3.zip 2.9 Aug 27, 2009
Stratix IV EP4S stratix4 models.xls stratix4 rlc.xls stratix4.zip 2.0 Sep 9, 2009
Configuration Devices EPC epc_models.xls - epc1_2.zip 2.2 Feb 28, 2005
epc4_8_16q100.zip 2.1 Feb 28, 2005
epc16uc88.zip 2.0 Sep 30, 2003
epcs1_4.zip 1.2 Feb 28, 2005
epcs16.zip 1.0 Feb 28, 2005
epcs64.zip 1.0 Mar 30, 2005

Notes:

  1. Files in this column show the supported IBIS models. Updates to this column will not be reflected on the date listed in the 'Last IBIS Model Update' column. An Update tag indicates the most recently updated file.
  2. Files in this column show the resistance, inductance, and capacitance values for different packages. Updates to this column will not be reflected on the date listed in the 'Last IBIS Model Update' column. An Update tag indicates the most recently updated file.
  3. These 3 columns are inter-related. In each row, the 'IBIS Model Revision' column shows the IBIS model version contained in the zip file of the 'IBIS Model' column, while the 'Last IBIS Model Update' column corresponds to the date the zip file was uploaded.

If you have any questions about the contents of your IBIS files, visit Altera’s mySupport web site.

给本页评分


  • 产品
    • Quartus II
      • 基础设计流程
        • Create Project
        • Make Assignments
        • Compile Designs
        • Analyze Results
        • Modify Settings
        • Assign Pins
    • SOPC Builder
    • MAX+PLUS II
    • ModelSim-Altera
  • 资源中心
    • 简介
    • 安装&许可
    • 脚本
    • 电路板设计& I/O
    • 网表阅读器 & 综合
    • 编译增强特性
    • 优化
    • 功耗管理
    • TimeQuest时序分析器
      • 时钟分析
      • 排除
      • 收集
      • GUI特性
    • 标准时序分析器
    • 仿真 & 确认
    • 片内调试
    • HardCopy设计
  • 软件资源
    • 操作系统支持
    • 驱动安装
  • 下载与许可
    • 下载
    • 许可
      • 许可FAQ
  • Quartus II EDA 支持
    • Quartus II 接口
    • 综合工具
      • Design Compiler
      • DC FPGA
      • FPGA Compiler II
      • LeonardoSpectrum
      • Precision RTL Synthesis
      • Synplify
    • 仿真工具
      • Aldec Active-HDL
      • ModelSim
      • NCSim
      • VCS MX
      • VSS
    • 验证工具
      • Incisive Conformal
    • 时序分析工具
      • PrimeTime
    • 再综合工具
      • PALACE
      • Precision Synthesis
      • Synplify Premier
    • 电路板级工具
      • TAU
      • FPGA Xchange Format
      • DxParts PartMiner edaXML
      • HSPICE Simulation
      • IBIS
  • 老版软件EDA支持
    • 供应商类
    • 工具类
    • 功能类
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻