Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Compiling the alt_mf Library

If your VHDL design uses functions from the alt_mf library, you must compile this library. To compile the alt_mf library, follow these steps:

  1. Be sure to set up your working environment correctly, as described in Setting Up the MAX+PLUS® II/Cadence Working Environment. For example, you must ensure that the appropriate directories are specified in the cds.lib file located in your working directory.

  2. Change to the alt_mf directory by typing cd /usr/maxplus2/simlib/concept/alt_mf Enter at the UNIX prompt.

  3. Edit the hdl.var file located in your working directory to include the following line:

    DEFINE work alt_mf Enter

  4. Type the following commands at the UNIX prompt from the /usr/maxplus2/simlib/concept/alt_mf directory to compile the library:

    cv -message -file ./src/mf.vhd Enter
    cv -message -file ./src/mf_components.vhd Enter

<<<<<<< alt_mf.htm

Technical Feedback

=======

Feedback

>>>>>>> 1.7

Did this information help you?

If no, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  请填写反馈意见
  注册索取最新邮件通知