Instantiating the clklock Megafunction in Design Architect Schematics
You can instantiate the Altera®Âprovided clklock phase-locked loop megafunction, which is supported for some FLEX® 10K devices, in a Design Architect schematic.
To instantiate the clklock megafunction in a Design Architect schematic, follow these steps:
-
Choose Altera Libraries (Library menu).
-
Choose ALTERA GENLIB (Altera Libraries menu).
-
Choose clklock (ALTERA GENLIB menu).
-
Specify appropriate values for the CLOCKBOOST and INPUT_FREQUENCY variables. Choose Megafunctions/LPM from the MAX+PLUS® II Help menu for detailed information on the clklock megafunction.
-
Choose OK.
-
Continue with the steps necessary to complete your Design Architect schematic, as described in Creating Design Architect Schematics for Use with MAX+PLUSÂ II Software.
Installing the AlteraÂprovided MAX+PLUSÂ II/Mentor Graphics/Exemplar Logic interface on your computer automatically creates the sample Design Architect schematic file /usr/maxplus2/examples/mentor/example7/fifo, which includes clklock megafunction instantiation.
Related Links:
Feedback
Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
|
文档资料
> 
