Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Converting Design Architect Schematics into MAX+PLUS II-Compatible EDIF Netlist Files with the ENWrite Utility

After you have created a Design Architect schematic or a hierarchical schematic design that uses multiple design entry methods, you can use the Mentor Graphics ENWrite utility to convert it into an EDIF netlist file that can be processed with the MAX+PLUS® II software.

To generate an EDIF netlist file for use with the MAX+PLUS II Compiler, go through the following steps:

  1. Create a Design Architect Schematic that follows the guidelines described in Creating Design Architect Schematics for Use with MAX+PLUS II Software.
  2. Select the folder for your project, press Button 3, and choose Open max2_enw from the Navigator window to open Design Viewpoint Editor (DVE), then ENWrite. You can also start the ENWrite utility by typing max2_enw Enter at the UNIX prompt.
  3. Choose OK in the $invoke_enw dialog box to accept the default names for the DVE viewpoint altera_edif, which is used internally by ENWrite, and the ENWrite hierarchical EDIF netlist file <design name>.edf. Specify OFF for the port array construct in the EDIF netlist file.
  4. Note: The MAX+PLUS II software supports bus constructs in EDIF 2 0 0 and 3 0 0 netlist files, which allow you to retain any bus structures in your design. To preserve a bus in the EDIF netlist file, turn on the port array construct option in the $invoke_enw dialog box. However, if your design contains library of parameterized modules (LPM) functions, you should not use this feature because LPM 2.0.1 and 2.1.0 functions do not support EDIF bus constructs.

    After DVE checks the Design Architect schematic, ENWrite generates <design name>.edf and automatically copies it to your project's directory.

  5. Compile the resulting EDIF netlist file with the MAX+PLUS II Compiler, as described in Compiling Projects with MAX+PLUS II Software.

Feedback

Did this information help you?

If no, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  请填写反馈意见
  注册索取最新邮件通知