Exemplar Logic Galileo ExtremeSpecific Compiler Settings
If you are using MAX+PLUS® II software to compile a FLEX® design that was created with Galileo Extreme software, go through the following additional compilation steps:
Choose Global Project Logic Synthesis (Assign menu) to open the Global Project Logic Synthesis dialog box. Select the appropriate logic synthesis style under Global Project Logic Synthesis Style:
 |
If you turned on the Lock Lcells option under SYNTHESIS SWITCHES in the Galileo Extreme Altera FLEX Output Options dialog box when synthesizing your design with Galileo Extreme software, select WYSIWIG in the Global Project Synthesis Style box.
|
|
If you did not turn on the Lock Lcells option, select FAST in the Global Project Synthesis Style box.
|
(Optional) Turning on one or more of the following options may help to improve area usage and timing delays:
- Automatic Fast I/O
- Automatic Register Packing
- (FLEX 10K devices only) Automatic Implement in EAB
Choose OK to close the Global Project Logic Synthesis dialog box. Continue with the steps necessary to compile your project, as described in Compiling Projects with MAX+PLUS II Software.
Related Links:
Feedback
Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
|
文档资料
> 
