Using the Altera VHDL Express (vhd_exprss) Utility
Once you have created a VHDL Design File (.vhd) for your project, you can use the Altera® VHDL Express (vhd_exprss) utility to synthesize and optimize the design and generate an EDIF netlist file with Galileo Extreme software; process the EDIF netlist file with the MAX+PLUS II software to generate a VHDL Output File (.vho); and prepare the VHDL Output File for simulation with QuickHDL software. The vhd_exprss utility creates all necessary subdirectories and copies all files to the correct locations.
To use the vhd_exprss utility, follow these steps:
Be sure to set up the working environment correctly, as described in Setting Up the MAX+PLUS II/Mentor Graphics/Exemplar Logic Working Environment. Create a VHDL Design File that follows the guidelines described in Creating VHDL & Verilog HDL Designs for Use with MAX+PLUS II Software. Select the VHDL Design File for your project, press Button 3, and choose Open vhd_exprss from the Navigator window to start the Altera VHDL Express tool. Specify settings for the Input HDL File, Altera Device Family, Max2 Synthesis Style, Process Direction, and Verbose options, and the Optimize and Effort runtime options, in the vhd_exprss dialog box, and choose OK. If necessary, correct any errors in the VHDL Design File and recompile the project. The vhd_exprss utility generates a VHDL output file in the appropriate directory. Simulate your project, as described in Performing a Timing Simulation with QuickHDL Software.
Related Topics:
- Performing a Timing Analysis with QuickPath Software in these MAX+PLUS II ACCESSSM Key topics for related information.
Feedback
Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
|
文档资料
> 
