Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Altera DesignWare FLEX 6000, FLEX 8000 & FLEX 10K Synthetic Libraries

The Altera® DesignWare interface for the FLEX® 6000, FLEX 8000, and FLEX 10K device families provides accurate area and timing prediction for designs that have been synthesized by the Synopsys design tools and targeted for FLEX devices. Altera's DesignWare interface also ensures that the area and timing information closely matches the final FLEX device implementation generated by the MAX+PLUS® II Compiler. The DesignWare interface synthesizes FLEX 6000, FLEX 8000 and FLEX 10K designs by operator inference. This interface supports bus widths of up to 32 bits, except adder functions, which support bus widths of up to 64 bits.

The Altera DesignWare interface for FLEX devices offers three major advantages to Synopsys designers:

  • Automatic access to FLEX carry and cascade chain functions
  • Optimal routing of FLEX designs
  • Improved area and performance prediction capability in Synopsys tools

Table 1 lists the Altera DesignWare synthetic libraries for FLEX 6000, FLEX 8000, and FLEX 10K devices.

Table 1. FLEX 6000, FLEX 8000 & FLEX 10K DesignWare Synthetic Libraries
Altera Device Family Synopsys Design Compiler Synopsys FPGA Compiler
FLEX 6000
Synthetic Library
flex6000-2.sldb
flex6000-3.sldb
flex6000-2_fpga.sldb
flex6000-3_fpga.sldb
FLEX 8000
Synthetic Library
flex8000.sldb
flex8000-2.sldb
flex8000-3.sldb
flex8000-4.sldb
flex8000-5.sldb
flex8000-6.sldb
flex8000_fpga.sldb
flex8000-2_fpga.sldb
flex8000-3_fpga.sldb
flex8000-4_fpga.sldb
flex8000-5_fpga.sldb
flex8000-6_fpga.sldb
FLEX 10K
Synthetic Library
flex10k.sldb
flex10k-2.sldb
flex10k-3.sldb
flex10k-4.sldb
flex10k-5.sldb
flex10k_fpga.sldb
flex10k-2_fpga.sldb
flex10k-3_fpga.sldb
flex10k-4_fpga.sldb
flex10k-5_fpga.sldb

Table 2 lists functions included in the DesignWare FLEX 6000, FLEX 8000, and FLEX 10K synthetic libraries. Refer to DesignWare FLEX 8000 Synthesis Example for an example showing how DesignWare synthesis affects design processing.

Table 2. FLEX 6000, FLEX 8000, and FLEX 10K Synthetic Library Functions
Name Function
flex_add Sum of A, B, and Carry-In
flex_carry Carry of A, B, and Carry-In
flex_sub Difference of A, B, and Borrow-In
flex_borrow Borrow of A, B, and Borrow-In
flex_gt, flex_sgt Greater than (flex_gt is unsigned; flex_sgt is signed)
flex_carry_gt Greater than Carry
flex_lt, flex_slt Less than (flex_lt is unsigned; flex_slt is signed)
flex_carry_lt Less than Carry
flex_gteq, flex_sgteq Greater than or equal to (flex_gteq is unsigned; flex_sgteq is signed)
flex_carry_gteq Greater than or equal to Carry
flex_inc Incrementer (Count = Count + 1)
flex_carry_inc Incrementer Carry (Count = Count + 1)
flex_dec Decrementer (Count = Count - 1)
flex_carry_dec Decrementer Carry (Count = Count - 1)
flex_lteq, flex_slteq Less than or equal to (flex_lteq is unsigned; flex_slteq is signed)
flex_carry_lteq Less than or equal to Carry
flex_count Counter
aflex_carry_count Counter Carry
flex_add_sub Adder/Subtractor
flex_inc_dec Incrementer/Decrementer
flex_umult, flex_smult Multiplier (flex_umult is unsigned; flex_smult is signed)

Related Links:


Feedback

Did this information help you?

If no, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  请填写反馈意见
  注册索取最新邮件通知