Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Assigning Pins, Logic Cells & Chips

You can assign a single logic function to a specific pin or logic cell (including I/O cells and embedded cells) within a chip, and assign one or more functions to a specific chip. A chip is a group of logic functions defined as a single, named unit, which can be assigned to a specific device.

You can assign a signal to a particular pin to ensure that the signal is always associated with that pin, regardless of future changes to the project. If you wish to set and maintain the performance of your project, assigning logic to a specific logic cell within a chip can minimize timing delays. In a project that is partitioned among multiple devices, you can assign logic functions that must be kept together in the same device to a chip. Chip assignments allow you to split a project so that only a minimum number of signals travel between devices, and to ensure that no unnecessary device-to-device delays exist on critical timing paths. You can assign a chip to a device in MAX+PLUS® II software.

To make pin, logic cell, and chip assignments, use the set_attribute command at a dc_shell prompt. Before using the set_attribute command, add the following line to your .synopsys_dc.setup file:

edifout_write_properties_list = {LOGIC_OPTION, CLIQUE, CHIP_PIN_LC} Enter

Table 1 shows the syntax to use for chip, pin, and logic cell assignments:

Table 1. Commands for Chip, Pin, & Logic Cell Assignments
Assignment Type
Command to Type Note (1)
Chipset_attribute find (<design object>, (<instance name>)) "CHIP_PIN_LC" -type string "<chip name>" Enter
Pin set_attribute find (<design object>, (<instance name>)) "CHIP_PIN_LC" -type string "<chip name>@<pin number>" Enter
Logic cell number set_attribute find (<design object>, (<instance name>)) "CHIP_PIN_LC" -type string "<chip name>@LC<logic cell number>" Enter
I/O cell number set_attribute find (<design object>, (<instance name>)) "CHIP_PIN_LC" -type string "<chip name>@IOC<I/O cell number>" Enter
Embedded cell number set_attribute find (<design object>, (<instance name>)) "CHIP_PIN_LC" -type string "<chip name>@EC<embedded cell number>" Enter

Note:

  1. In this table, <design object> represents ports, references, cells, nets, or pins.


Examples:

set_attribute find (cell, (U1)) "CHIP_PIN_LC" -type string "chip1" Enter

set_attribute find (cell, (U1)) "CHIP_PIN_LC" -type string "chip1@K2" Enter

set_attribute find (cell, (U1)) "CHIP_PIN_LC" -type string "chip1@LC44" Enter


Related Topics:

  • Go to "Devices & Adapters" and "Assigning a Device" in MAX+PLUS II Help for information on device pin-outs and assigning devices, respectively, in the MAX+PLUS II software.

Feedback

Did this information help you?

If no, please log onto mySupport to file a technical request or enhancement.


Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.

  请填写反馈意见
  注册索取最新邮件通知