MAX+PLUS II/FPGA Express Project Compilation Flow
Figure 1 below shows the project compilation flow for the MAX+PLUS® II/FPGA Express interface.
Figure 1. MAX+PLUS II/FPGA Express Project Compilation Flow
| |
Altera-provided items are shown in blue. |
Feedback
Did this information help you?
If no, please log onto mySupport to file a technical request or enhancement.
Altera does not warrant that this solution will work for the customer's intended purpose and disclaims all liability for use of or reliance on the solution.
|
文档资料
> 
