文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具           TAU           FPGA Xchange Format           DxParts PartMiner edaXML           HSPICE Simulation           IBIS     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 电路板级工具 > TAU > Creating Stamp Model Files with the Quartus II Software 打印此页 发送此页 Creating Stamp Model Files with the Quartus II Software To create board-level Stamp model files for use with the Mentor Graphics Tau timing analysis tools: If you have not already done so, set up the Tau working environment. Create a new project or open an existing project. Specify EDA tool settings. In the Board-Level Timing Analysis box, select STAMP from the Format list. Type or browse to the location you want to use as the output directory for the Stamp model files. The default location is <project directory>/timing/stamp. To create the <design name>_board.data and <design name>_board.mod Stamp model files, compile the design. Note: The EDA Netlist Writer places the <design name>_board.data and <design name>_board.mod Stamp model files in the \<project name>\timing\stamp directory by default. If you have already compiled the design, and want to specify different EDA tools settings and generate output files without recompiling the design, on the Processing menu, point to Start and then click Start EDA Netlist Writer. To generate Stamp model files that contain minimum timing information after an initial compilation in the Quartus II software: Perform a minimum timing analysis on the design in the Quartus II software. To generate <design name>_board_min.data and <design name>_board_min.mod Stamp model files, click Start EDA Netlist Writer. To continue with the Tau timing verification flow, perform timing verification with the Tau Software.     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。