Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
          TAU
          FPGA Xchange Format
          DxParts PartMiner edaXML
          HSPICE Simulation
          IBIS
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Performing Timing Verification with the Tau Software

You can use the Mentor Graphics Tau timing analysis software to perform timing verification of a board-level design by importing the Stamp model file for the design into the Tau software.

To import a Stamp model file into the Tau software and perform a timing verification:

  1. If you have not already done so, perform Creating Stamp Model Files with the Quartus II Software.

  2. To run the taulib utility from within the output directory where the Stamp model file was saved, and bring up the Tau Library Editor window, type taulib ENTER at the command prompt.

  3. To import the Stamp model, choose Import Stamp Model (File menu) and select the <design name>_board.mod or <design name>_board_min.mod (if you are performing a minimum timing analysis).

  4. To import the timing information, click the Cell Timing tab and click the box to the left of the Stamp model file.

  5. On the File menu, click Import Stamp Data. The Specify How to Import Stamp Data dialog box appears.

  6. Click Browse and select the <design name>_board.data or <design name>_board_min.data file.

  7. Perform timing verification in the Tau software.

 

 

  请填写反馈意见
  注册索取最新邮件通知