You access this command by pointing to Start in the Processing menu, and then clicking Start EDA Netlist Writer.
You can use the EDA Netlist Writer module to generate VHDL Output Files (.vho), Verilog Output Files (.vo), and Standard Delay Format Output Files (.sdo) for a design. You can compile a design and then specify different EDA tool settings and regenerate the netlist files without recompiling the design.
You can also use this command to generate the following types of files:
Stamp model files
PartMiner XML-Format Files (.xml)
FPGA Xchange-Format Files (.fx) for symbol generation in board-level verification tools
IBIS Output Files (.ibs)
HSPICE Simulation Deck Files (.sp)
Script files to generate Value Change Dump File (.vcd) in EDA simulation tools
Note: If you use this command after the design source files change after compilation, the Quartus II software generates the output netlist files with the data from the last compilation.
文档资料
> 
