Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Using the NativeLink Feature with Other EDA Tools

btnshowall.gif

NativeLink allows you to set up the Quartus II software to automatically launch third-party EDA software. The Quartus II software invokes the specified EDA tool via NativeLink integration, you can then perform tasks such as design entry/ synthesis, physical synthesis, simulation, timing analysis, and generating board-level output files. All EDA tool settings are configured automatically by the Quartus software.

 

click to expandTo run an EDA design entry or synthesis tool to synthesize a design as part of a normal compilation in the Quartus II software:

  1. If you have not already done so, create a new project or open an existing project.

  2. Specify EDA tool settings. Make sure you turn on Run this tool automatically to synthesize the current design in the Design Entry and Synthesis page under EDA Tool Settings in the Settings dialog box.

  3. Compile the design. The Quartus II software creates a tool-specific work directory in the current project directory and runs the EDA synthesis tool in command-line mode to synthesize the design. The EDA synthesis tool generates an EDIF Input File (.edf) or Verilog Quartus Mapping File (.vqm), which the Quartus II software then compiles.

  1. Note: You can also run an EDA design entry/synthesis tool from within the Quartus II software by using the Start EDA Synthesis command.

click to expandTo run an EDA simulation or timing analysis tool automatically after a compilation in the Quartus II software:

  1. If you have not already done so, create a new project or open an existing project.

  2. Specify EDA tool settings. Make sure you turn on Run gate-level simulation automatically after compilation in the Simulation page or Run this tool automatically after compilation in the Timing Analysis page under EDA Tool Settings in the Settings dialog box.

Note: You can run the Synopsys VCS MX and PrimeTime software automatically from within the Quartus II software only on UNIX workstations.

  1. Compile the design. If you specified an EDA simulation tool, the Quartus II software creates a simulation work directory, compiles the appropriate design files and simulation libraries, and launches the EDA simulation tool.

  2. If you specified the PrimeTime software as the timing analysis tool, the Quartus II software launches the PrimeTime software in user interface or shell mode, and runs a Quartus II–generated Tcl Script File (.tcl), to set up the design for timing analysis in the PrimeTime software.

  1. Note: You can also run EDA simulation and timing analysis tools manually from within the Quartus II software with the Run EDA RTL Simulation Tool,Run EDA Gate-Level Simulation Tool, or Run EDA Timing Analysis Tool commands.

 

 

  请填写反馈意见
  注册索取最新邮件通知