文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > Quartus II 接口 > Creating and Instantiating Altera-Provided Functions in Other EDA Tools 打印此页 发送此页 Creating and Instantiating Altera-Provided Functions in Other EDA Tools You can use Altera-provided megafunctions in other EDA tools by using the MegaWizard Plug-In Manager to create and instantiate custom megafunction variations that are based on Altera-provided megafunctions, including library of parameterized modules (LPM) functions, as well as Altera megafunctions The following examples show how to create a Verilog HDL or VHDL design using the specified EDA tools. Although one example is provided for each tool and each type of megafunction, you can use the same procedures and principles to create similar designs for other megafunctions or other EDA tools.   Note: If you are using the Synplify software, and you want to use the lpm_mult, lpm_ram_dp, lpm_ram_dq, lpm_rom, lpm_latch, or lpm_ff LPM functions, refer to Create a Design for Use with the Synplify Software.   For information on how to use the following functions, refer to the topics listed in the following table: Function Language EDA Tool Topic Title altclklock ClockLock phase-locked loop (PLL) Verilog HDL Synplify Creating and Instantiating a Verilog HDL Function for Use with the Synplify Software altclklock ClockLock phase-locked loop (PLL) VHDL Synplify Creating and Instantiating a VHDL Function for Use with the Synplify Software altcam CAM megafunction Verilog HDL LeonardoSpectrum Creating and Instantiating a Verilog HDL Function for Use with the LeonardoSpectrum Software altlvds_rx LVDS receiver megafunction Verilog HDL FPGA Compiler II Creating and Instantiating a Verilog HDL Function for Use with the FPGA Compiler II Software lpm_ram_dq RAM megafunction Verilog HDL FPGA Compiler II Creating and Instantiating a Verilog HDL Function for Use with the FPGA Compiler II Software lpm_ram_dq RAM megafunction VHDL FPGA Compiler II Creating and Instantiating a VHDL Function for Use with the FPGA Compiler II Software     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。