文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder    Nios II IDE       MAX+PLUS II     软件资源       操作系统支持       驱动安装       技术文档     下载与许可       下载    许可     Quartus II EDA 支持    Quartus II 接口    综合工具    仿真工具           ModelSim           ModelSim with ESS           NC-Verilog           NC-VHDL           Scirocco           VCS           Verilog-XL           VSS    验证工具    时序分析工具    再综合工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 仿真工具 > VSS > Perform a Functional Simulation with the VSS Software 打印此页 订阅电邮新闻 Perform a Functional Simulation with the VSS Software To use the Synopsys VHDL System Simulator (VSS) software to perform a functional simulation of a VHDL design that contains Altera-specific components: If you have not already done so, perform 1. Set Up the VSS Working Environment. Add the following lines to your .synopsys_vss.setup file to include the mapping information for the work library, and to direct the VSS software to use the functional simulation libraries during simulation: WORK > <work library> 220model > <work library> altera_mf > <work library> <work library> > <physical path to work library>   Add the altera variable if you wish to simulate the architecture control logic functions in the alt_mf library, located at /usr/quartus/eda/synopsys/library/alt_mf/lib.   Create a work library in the project directory by typing the following command at a command prompt:  More Details mkdir <work library>  To compile the VHDL Design File (.vhd), test bench file (if you are using one) and Altera prerouting simulation libraries, type the following commands at a command prompt: vhdlan <test bench file>  vhdlan <design name>.vhd  vhdlan /usr/quartus/eda/sim_lib/220model.vhd  vhdlan /usr/quartus/eda/sim_lib/altera_mf.vhd    For VHDL 87-compliant designs, type the following commands to compile the VHDL-87 compliant simulation model libraries: vhdlan -vhdl87 /usr/quartus/eda/sim_lib/220model_87.vhd  vhdlan -vhdl87 /usr/quartus/eda/sim_lib/altera_mf_87.vhd    To simulate the design, type the following command at a command prompt (where <VHDL configuration name> represents the configuration name in the test bench file): scsim <work library>.<VHDL configuration name>    The VSS software requires each architecture or entity pair in a VHDL Design File to have a configuration. The Configuration Declaration is necessary for simulation, but not for synthesis. Refer to the VHDL System Simulator Core Programs Manual for more information about the VSS software.   To continue with the VSS simulation flow, proceed to 3. Perform a Timing Simulation with the VSS Software.   给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。