文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具           Design Compiler           DC FPGA           FPGA Compiler II           LeonardoSpectrum           Precision RTL Synthesis           Synplify    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 综合工具 > Design Compiler > Creating a Design For Use with the Design Compiler Software 打印此页 发送此页 Creating a Design For Use with the Design Compiler Software You can create Verilog HDL design files with the Quartus II Text Editor or another standard text editor for use with the Synopsys Design Compiler software. To create a Verilog or VHDL design for use with the Design Compiler software, follow these steps: If you have not already done so, set up the Design Compiler working environment. Instantiate logic functions with a Component Instantiation, and include a Module Declaration (Verilog) or Component Declaration (VHDL) for each function. Altera provides simulation models for the following types of logic functions: Primitives in the Design Compiler Technology Libraries, other Altera macrofunctions, or non-parameterized megafunctions for which no simulation models or technology library support is available. These functions are treated as "black boxes" during processing with the Design Compiler. The following examples show how to instantiate these primitives, macrofunctions, or megafunctions: Primitive and Old-Style Macrofunction Instantiation Example for VHDL Primitive and Old-Style Macrofunction Instantiation Example for Verilog HDL   Important: If you instantiate a black box logic function for which no simulation/technology library support is available, create a hollow-body design description in order to prevent the Design Compiler from issuing a warning message. If you instantiate a black box logic function, you must create a Library Mapping File (.lmf) to map the function to an equivalent Quartus II function before you compile the project with the Quartus II software. Architecture Control Logic functions in the alt_mf library, which includes the a_8count, a_8mcomp, a_8fadd, and a_81mux functions. The following examples show how to instantiate these primitives: Architecture Control Logic Function Instantiation Example for VHDL Architecture Control Logic Function Instantiation Example for Verilog HDL For VHDL designs, use the DesignWare up/down counter function (DW03_updn_ctr). Creating a Design For Use with the Design Compiler Software MegaCore functions are offered by Altera and by members of the Altera Megafunction Partners Program (AMPP). The OpenCore feature in the Quartus II software allows you to instantiate, compile, and simulate MegaCore functions before deciding whether to purchase a license for full device programming and post-compilation simulation support. To continue with the Design Compiler design flow, synthesize and optimizing a design with the Design Compiler software.     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。