文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具           Design Compiler           DC FPGA           FPGA Compiler II           LeonardoSpectrum           Precision RTL Synthesis           Synplify    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 综合工具 > DC FPGA > Creating a Design for Use with the DC FPGA Software 打印此页 发送此页 Creating a Design for Use with the DC FPGA Software Projects in the Synopsys Design Compiler FPGA software can contain of EDIF netlist files, VHDL Design Files (.vhd), or Verilog Design Files (.v) or files created in the Synopsys internal database format (with the .db extension). To create a Verilog HDL or VHDL design file for use with the DC FPGA software: If you have not already done so, set up the DC FPGA working environment. Enter a VHDL or Verilog HDL design in the Quartus II Text Editor or another standard text editor and save it in the project directory. To use Altera-provided megafunctions in a design, use the MegaWizard Plug-In Manager to generate a custom megafunction variation. Refer to Creating and Instantiating Altera-Provided Functions in Other EDA Tools for examples on how to use Altera-provided megafunctions and library of parameterized modules (LPM) functions in other EDA design entry/synthesis tools. Once you create a megafunction variation, you can instantiate it as a black box entity in the design. In addition, the DC FPGA software automatically recognizes certain types of HDL code and maps it to Altera megafunctions during synthesis. You can describe the design in Verilog HDL or VHDL and use the DC FPGA software to infer arithmetic and relational operators, counters, RAM, ROM, and DSP functions directly from HDL code. If you are performing formal verification with the Formality software, you must instantiate RAM as a black box entity. To continue with the DC FPGA design flow, assign design constraints with the DC FPGA software.     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。