文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具           Design Compiler           DC FPGA           FPGA Compiler II           LeonardoSpectrum           Precision RTL Synthesis           Synplify    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 综合工具 > DC FPGA > Generating EDIF Netlist Files with the DC FPGA Software 打印此页 发送此页 Generating EDIF Netlist Files with the DC FPGA Software You can perform synthesis, view report information, and generate EDIF netlist files for a project in the Synopsys Design Compiler FPGA software. The DC FPGA software generates a Tcl Script File (.tcl) that you can use to set up your project and compile your design in the Quartus II software. To synthesize the design and generate the Tcl Script File with the DC FPGA software: If you have not already done so, assign design constraints with the DC FPGA software. To synthesize the design, type the following command at the DC FPGA shell prompt: compile  The DC FPGA software provides different commands for viewing the results of synthesis. To generate timing and resource usage information for your design, type the following commands at the DC FPGA shell prompt: report_timing  report_fpga    Note: You can also generate log files using these commands. For more information on generating report information using the DC FPGA software, refer to the Synopsys DC FPGA User Guide.   Once you have synthesized and optimized your design, to create an EDIF Input File (.edf) for all levels of hierarchy in your design, type the following command at the DC FPGA shell prompt: write -format edif -hierarchy -output <EDIF output file name>.edf  To generate the Tcl Script File for creating a project and compiling the design in the Quartus II software, type the following command at the DC FPGA shell prompt: write_par_constraint <Tcl Script File name>.tcl    Note: The Quartus II software currently supports only EDIF Input Files generated by the DC FPGA software.   Create and compile the project in the Quartus II software by typing one of the following commands: quartus_sh -t <Tcl Script File name>.tcl  (from the command prompt) or source <Tcl Script File name>.tcl  (from the Quartus II Tcl Console)   Note: If you do not want the Quartus II software to immediately compile the design after creating the project, remove the following lines from the Tcl Script File: load_package flow execute_flow -compile You can also use the New Project Wizard on the File menu to manually create the project in the Quartus II software, using the EDIF Input File generated by the DC FPGA software.   You can also use a Tcl Script File to perform all the tasks in this topic and in the Assigning Design Constraints with the DC FPGA Software topic. You can create the Tcl Script File and run it in the DC FPGA software by typing one of the following commands: fpga_shell-t -f <path to Tcl Script File>/<Tcl Script File name>.tcl  (from the command prompt) or source <path to Tcl Script File>/<Tcl Script File name>.tcl  (from the DC FPGA shell prompt)     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。