Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
          Design Compiler
          DC FPGA
          FPGA Compiler II
          LeonardoSpectrum
          Precision RTL Synthesis
          Synplify
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Example of Creating a Verilog HDL Custom Variation of the altlvds_rx Function

The following example illustrates how to use the MegaWizard Plug-In Manager to create a custom megafunction variation of the altlvds_rx function. You can follow similar steps to create custom megafunction variations of other megafunctions. To create a custom megafunction variation for the altlvds_rx function:

  1. On the Tools menu, click MegaWizard Plug-In Manager.

  2. In response to Which action do you want to perform?, select Create a new custom megafunction variation and click Next.

  3. In response to Which type of output file do you want to create?, select Verilog.

  4. In the Available Megafunctions list, expand the I/O folder and select ALTLVDS.

  5. In response to What name do you want for the file?, type or browse to locate the appropriate file name or location. For this example, the path and file name should be C:\lvds\top\lvds_rx_wrapper.v.

  6. Click Next.

  7. To select the receiver or transmitter function and to specify the number of channels and de-serialization factor mode of the LVDS function:

    1. Under This module acts as an, select LVDS receiver.

    2. For this example, select APEX 20KE when you are asked Use which device family?.

    3. In response to What is the number of channels?, select 2.

    4. In response to What is the deserialization factor?, select 4.

    5. Under Specify the input clock rate by, select clock period and type 15151 for ns.

  8. Click Next.

  9. Turn on Register outputs.

  10. Turn on Use the "rx_deskew" input port.

  11. Click Next.

  12. The Summary page informs you of the files that the MegaWizard Plug-In Manager creates. In this example, it creates the following files:

  13. C:\lvds\top\lvds_rx1wrapper.v
    C:\lvds\top\lvds_rx1wrapper.inc
    C:\lvds\top\lvds_rx1wrapper.cmp
    C:\lvds\top\lvds_rx1wrapper.bsf

    For a sample output of the resulting design file, see Example of a Verilog HDL Custom Megafunction Variation of altlvds_rx.

  1. To close the MegaWizard Plug-In Manager, click Finish.

 

 

  请填写反馈意见
  注册索取最新邮件通知