Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
          Design Compiler
          DC FPGA
          FPGA Compiler II
          LeonardoSpectrum
          Precision RTL Synthesis
          Synplify
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Creating and Instantiating a Verilog HDL Function for Use with the LeonardoSpectrum Software

You can create or modify design files that contain custom megafunction variations of Altera-provided functions. You can then instantiate the custom megafunction variations in a design file for use with the Synplicity Synplify and Quartus II software. This procedure shows only how to instantiate a content-addressable memory (CAM) function using Verilog HDL; however, you can use similar procedures to instantiate other Altera-provided functions.

  1. If you have not already done so, set up the LeonardoSpectrum working environment.

  2. If you have not already done so, create a design for use with the LeonardoSpectrum software.

  3. Open the MegaWizard Plug-In Manager and specify appropriate options for the megafunction you want to instantiate.

    The MegaWizard Plug-In Manager generates custom megafunction variations that are based on Altera-provided megafunctions, including library of parameterized modules (LPM) functions, as well as Altera megafunctions.

    See the following example to create a Verilog HDL custom megafunction variation of the altcam function.

  1. To prepare the Verilog HDL design for synthesis with the LeonardoSpectrum software, you must specify that the LeonardoSpectrum software should treat the design file created in the MegaWizard Plug-In Manager as a "black box." The LeonardoSpectrum software then makes the correct connections to the ports in the EDIF netlist file (.edf). The Quartus II software reads in the EDIF netlist file as an EDIF Input File (.edf) and processes the instantiated megafunction. The LeonardoSpectrum software automatically treats all modules that do not have behavioral descriptions as black boxes. For an example on how to add an empty module declaration to a Verilog Design File, refer to the following example:

Note: The design file generated by the MegaWizard Plug-In Manager must be in the same directory as the EDIF Input File or added to the Quartus II project.

  1. If necessary, perform a functional simulation of the design using an EDA simulation tool. Refer to the following example for a sample script used in performing a functional simulation.

  1. If you have not already done so, create a new project or open an existing project.

  2. Generate EDIF Netlist Files with the LeonardoSpectrum software.

  3. Compile the design in the Quartus II software.

  4. If necessary, perform a timing simulation of the design with the ModelSim software or with another Verilog HDL simulation tool.

 

 

  请填写反馈意见
  注册索取最新邮件通知