文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具           Design Compiler           DC FPGA           FPGA Compiler II           LeonardoSpectrum           Precision RTL Synthesis           Synplify    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 综合工具 > Precision RTL Synthesis > Generating EDIF Netlist Files with the Precision RTL Synthesis Software 打印此页 发送此页 Generating EDIF Netlist Files with the Precision RTL Synthesis Software You can perform synthesis and generate EDIF netlist files and then run the Quartus II software to perform a compilation automatically from within the Precision RTL Synthesis software. This allows you to view initial compilation results and further optimize the design and add constraints in the Precision RTL Synthesis software. The Precision RTL Synthesis software also generates a Tcl Script File (.tcl) that you can use to set up your project and compile your design in the Quartus II software.   To synthesize the design and run the Quartus II software automatically from within the Precision RTL Synthesis software: If you have not already done so, assign design constraints with the Precision RTL Synthesis software. To specify the path to the Quartus II software: Click Set Options. Expand the Quartus II folder. Select Integrated Place and Route. Specify the path to the Quartus II software in the Path to Quartus II installation tree box. Click OK. In the Design window, click Synthesize. The Precision RTL Synthesis software synthesizes the design and places the synthesized and optimized design in the <project name>_impl_1 directory in the current project directory. In the Design window, click Quartus II. Click the Run Quartus II button to compile the design in command-line mode in the Quartus II software. You can use the View RTL Schematic, View Technology Schematic, and View Critical Path commands to view the synthesized design and make further constraints to optimize the design. You can also use the Precision RTL Synthesis-generated Quartus II Project File (.qpf) to view the design in the Quartus II software. To synthesize the design in the Precision RTL Synthesis software and run the Quartus II software manually to set up a project and compile a design: If you have not already done so, assign design constraints with the Precision RTL Synthesis software. In the Design window, click Synthesize. The Precision RTL Synthesis software synthesizes the design and places the synthesized and optimized design in the <project name>_impl_1 directory in the current project directory. Start the Quartus II software. On the View menu, click Tcl Console. Type the following command at the Quartus II Tcl Console command prompt: source<path to project>/<project name>.tcl  The Tcl Script File creates a new Quartus II project in the current directory. Compile the design.   Note: The Tcl Script File generated by the Precision RTL Synthesis uses the mentor.lmfLibrary Mapping File (.lmf), located in the \<Quartus II installation directory>\lmf directory.     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。